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Abstract
Energy is one of the limited resources for modern systems,
especially the battery-operated devices and personal digi-
tal assistants. The backlog in new technologies for more
powerful battery is changing the traditional system design
philosophies. For example, due to the limitation on battery
life, it is more realistic to design for the optimal benet from
limited resource rather than design to meet all the applica-
tions' requirement. We consider the following problem: a
system achieves a certain amount of utility from a set of
applications by providing them certain levels of quality of
service (QoS). We want to allocate the limited system re-
sources to get the maximal system utility. We formulate
this utility maximization problem, which is NP-hard in gen-
eral, and propose heuristic algorithms that are capable of
nding solutions provably arbitrarily close to the optimal.
We have also derived explicit formulae to guide the alloca-
tion of resources to actually achieve such solutions. Simu-
lation shows that our approach can use 99.9% of the given
resource to achieve 25.6% and 32.17% more system utilities
over two other heuristics, while providing QoS guarantees
to the application program.
1. INTRODUCTION
The advances in the Internet and wireless communication
make battery-operated devices much more versatile than
ever. On one hand, such advances bring more and more
new and complex applications (e.g., multimedia, distributed
computing and simulation). On the other hand, they also
challenge some of the traditional system design philosophies.
For example, because of the limitation of battery life, it is
more realistic to design for the optimal benet from limited
resources (such as energy and CPU time) rather than design
to meet all the applications' requirements. However, little
work has been reported at this end from the CAD society.
In this paper, we discuss how one can use system synthe-
sis techniques to maximize the system utility with a xed
amount of resource. In particular, we consider the following
problem: a system achieves certain amount of utility from a
set of applications by providing them certain levels of qual-
ity of service (QoS), how to allocate the limited energy and
CPU time to get the maximal system utility.
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With the advantages provided by variable supply voltage
processor cores [4], we can balance the processor's speed and
CPU time from the given amount of energy by dynamically
changing the supply voltage. In specic, high voltage yields
high speed but consumes more energy while the same energy
may support the system longer at a lower voltage level. In
this paper, we show how one can optimally combine dierent
levels of voltages to achieve better system utility, which can
be arbitrarily close to the optimal.
The remainder of the paper is organized as follows. We
dene the utility maximization problem (UM) in Section 3.
In Section 4, we propose several solutions to the UM problem
for a single application system: the optimal approach for
multi-voltage system, proof of a basic lemma for variable
voltage system based on which we propose the partition and
linear approximation heuristics (PLA). Section 5 highlights
the error analysis for the PLA heuristics and a constructive
proof of solutions arbitrarily close to optimal. In Section
6, a dynamic programming procedure (DP) is presented to
solve multi-application system. The simulation results are
reported in Section 7 before conclusions.
2. RELATED WORK
The essence of the UM problem is to allocate the limited
resources, namely energy and CPU time, to multiple ap-
plications in such a way that the system achieves maximal
utility. It belongs to a well-studied category of problem: the
resource allocation problem. Ibaraki and Katoh's mono-
graph [6] addresses the history, applications, and various
approaches for this problem.
Quality of service is a concept that has been frequently
discussed in networking community. As the new Internet-
based, multimedia, and other applications becomes more
and more popular, many research eorts have been put to
deliver end-to-end QoS guarantees. Rajkumar et al. [10]
present an analytical approach for satisfying multiple QoS
dimensions in a resource-constraint environment and pro-
vide optimal and near-optimal resource allocation schemes
for two special cases. Later on, [11] shows this problem is
NP-hard and gives a polynomial algorithm which yields a
solution within xed short distance from the optimal so-
lution as well as an approach by formulating the problem
as a mixed integer programming problem. Cruz [3, 12]
introduced the arrival curve and service curve in the con-
text of packet-switch networks. From these curves, one
can view QoS in terms of backlog, transmission delay and
throughput. The problem of satisfying services guarantees
becomes a scheduling problem to meet the backlog and la-
tency constraints. Recently, Qu et al.[9] address system de-
sign methodology to minimize silicon area while providing
synchronization guarantees for multimedia applications.
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Power and energy have emerged as one of the most impor-
tant concerns for system design, and many techniques have
been proposed to guide the low-power system design. One
of the most powerful methods of reducing power consump-
tion is to lower supply voltage such that the system oper-
ates at the point of lowest power consumption [2, 7]. DC-
DC converters and dynamic voltage-scaled microprocessor
system have been implemented [1, 8], and variable voltage
core-based system design methodology to cope with variable
voltages has also been proposed [4]. In this paper, we use
the variable voltage technique as a tool to dynamically al-
locate the energy and CPU time among the applications to
achieve total system utility arbitrarily close to the optimal.
3. PROBLEM FORMULATION
There are n applications f1; 2;    ; ng available on a sys-
tem with a xed amount energyE0 andm resources fR1;R2;
   ; Rmg. Each application requires certain amount of re-
source and consumes energy. The system accrues a value,
utility U ivi(R
i), from serving application i by allocating it
resources Ri = (Ri;1;    ; Ri;m) and supply voltage vi(t).
The energy cost to achieve U ivi(R







where T is the execution time and P (vi(t)) is the power
consumption at voltage level vi(t).
The utility maximization problem is a constrained optimiza-
tion problem as shown in Figure 1. We want to maximize













i; vi)  E0 (iii)
U ivi(R
i)  U i for 1  i  n (iv)
Figure 1: Problem formulation.
the system utility (i) within the capacity of each resource
(ii) and under the energy budget (iii). Condition (iv) is op-
tional, when it is enforced, each application's QoS guarantee,
in terms of the system utility U i will be provided.
If the system has sucient resource to operate at the nom-
inal voltage vnominal during the entire execution, then the
system utility is maximized only if the supply voltage is xed
at vnominal. When CPU time is the only resource besides en-
ergy, the UM problem simply reduces to the classic resource








ti = 1; ti  0
For both cases when ti's are continuous or integer variables,
algorithms have been proposed based on Kuhn-Tucker con-
ditions and the Lagrangean relaxation ([6] Chapters 2 and
4). We consider an overloaded system where energy is not
enough to support the system at nominal voltage. Now we
have to make a choice between high voltage short service
time and low voltage long service time.
4. SINGLE APPLICATION SYSTEM
In this section, we provide solutions to the UM problem for
system with a single application under various occasions.
4.1 Multiple Voltages System
When there is only one application, the system will schedule,
based on the utility function provided by the application,
how to spend the limited energy E0. In particular, how long
should the system operate and with which voltage scheme
to maximize the utility?
The system, as the service provider, will receive the utility
function from the user as a function of CPU time at nomi-
nal voltage. When there are only multiple supply voltages
available at the same time, the utility functions at dierent
voltages can be obtained either by requiring from the user
or by calculating the service time to accumulate the equiva-
lent amount of computation if the utility is a single-variable
function of computation.
Figure 2 illustrates the utility vs. service time curves at
four dierent levels of supply voltage. Figure 3 plots the
power dissipation over various supply voltages based on P =
Cv2ddf . For a given amount of energy E
0, from the latter




Then the utility Ui, achieved from E
0 with supply voltage
vi, can be located from the utility vs. service time curves.


























Figure 3: Power vs. volt-
age.
For example, with the four dierent voltages v1; v2; v3 and
v4 in Figure 3 and E
0, we locate their respective power con-
sumption and nd their service time t1; t2; t3 and t4. Then
it becomes clear (in Figure 2) that the utility achieves the
maximal U2 with supply voltage v2 and service time t2.
4.2 Variable Voltage System
However, it becomes impractical to obtain all the utility
functions for the variable voltage system, where the sup-
ply voltages can be changed continuously. We adopt the
following approach to approximate the utility function at
any level of supply voltage: we rst partition the time in-
terval [0; 1] : 0 = t0 < t1 <    < tn 1 < tn = 1, and on
each subinterval [ti 1; ti] we approximate the utility function
U(Snominal; t) at the nominal voltage by the linear function
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of service time t (for t 2 [ti 1; ti]):
U(Snominal; t) = U(ti 1) +
U(ti)  U(ti 1)
ti   ti 1 (t  ti 1) (2)
we further assume that U is proportional to the processor's
speed and rewrite this as:
U(Snominal; t) = aiSnominalt+ biSnominal
where Snominal is the speed at nominal voltage. Finally,
we approximate the utility at voltage v (with the associated
speed S):
U(S; t) = aiSt+ biS (3)
Figure 4 shows a given utility function at nominal voltage,
its linear approximation, and the linear approximation for
the utility function with a lower supply voltage.




linear approximation at a lower voltage
utility function at nominal voltage
linear approximation at nominal voltage
Figure 4: A utility function at nominal voltage and
two linear approximations.
Suppose the system services an application whose utility
function is given by U(S; t) = aSt+ bS with energy E0 and
the nish time is restricted to [t1; t2]. Let vi be the voltage
such that E0 can support the system up to time ti. Denote
vmin and vmax as the minimal and maximal physical possible
voltages. Assume the power consumption is P = k1v(v vt)2
with a supply voltage v and vt is the threshold voltage. Let
vopt be the voltage at which the system runs to gain the




maxfvmin; v2g if b  0;
maxfvmin; v2g or minfvmax; v1g if b > 0
[Proof:] We know that, to gain a given amount of utility,
the energy is minimized when running at a constant voltage
[5]. From the duality, with xed energy, the utility cannot
be maximized unless a constant voltage is applied.
Suppose we are able to run the processor at v, consume the





be the power consumption and speed at v.
The linear approximation of utility function at v is:

























[bk1v(v   vt)(v + vt)  2aE0] = 0 (4)
where a is non-negative from the assumption that utility
function is non-decreasing in terms of service time. Recall
that any feasible voltage v has to be larger than vt. When
b  0, (4) has no solution and dU
dv
< 0, hence the lower
the voltage is, the more the utility. When b > 0, (4) has
at most one solution v0 > vt and it is easy to verify that
a local minimum is achieved at v0. When v > v0, we want
to use the highest possible voltage minfvmax; v1g and when
v < v0 utility is maximized at the lowest possible voltage
maxfvmin; v2g, therefore the optimal solution is the one that
gains more utility.
4.3 PLA Heuristic
Figure 5 shows the (Partition and Linear Approximation)
heuristic for nding the best voltage to serve an application
with a given amount of energy E0 in time [0; 1].
Input: U(t), the utility vs. service time at vnominal.
E0, the system's total energy
Output: The maximal utility that can be gained in [0; 1] with
E0 and a voltage level v to achieve this.
Procedure PLA: Partition and Linear Approximation
1) Partition [0; 1] : 0 = t0 < t1 <    < tn 1 < tn = 1.
2) For each i = 1; 2;    ; n









  ai  ti 1
where S is the speed at nominal voltage and U(0) = 0.
3) In each [ti 1; ti], apply Lemma 4.2.1, nd the optimal
voltage vopti and calculate the corresponding utility Ui.
4) Choose i0 (may not be unique) such that Ui0 = max
n
i=1 Ui.
5) Fine-tune the solution by applying either of the followings:
 recompute the coecients ai; bi from v
opt
i0
, goto step (3);
 repeat this procedure on interval [ti0 1; ti0 ]
6) Report Ui0 and vi0 .
Figure 5: PLA heuristic for nding the best voltage
scheme(s).
We start from partitioning the time interval [0; 1], which
determines the quality of the solution. A good partition
introduces less error in the linear approximation and results
in an accurate solution. Strategies on partitioning will be
discussed in the next section. In step 2), we compute, for
each subinterval, the coecients of the linear approximation
in equation (3). We then enforce the service time to be in
each subinterval and apply Lemma 4.2.1 to nd the voltage
v
opt
i that achieves the (local) maximal utility Ui. An overall
best is selected in step 4) and this completes one iteration.
The solution is optimal up to the partition in step 1) and the
coecients in step 2). The accuracy of the solution can be
iteratively improved as illustrated in step 5). The rst one
increases the accuracy of the linear approximation, while the
other one reduces the error from partitioning.
With the assumption that the utility function is continuous
and non-decreasing with respect to the supply voltage and
service time, it is known that the best strategy is to keep
the voltage constant [5]. Lemma 4.2.1 uses a (uniformly)
linear approximation to predict suboptimal solutions to the
UM problem which results in the PLA heuristic in Figure
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strategy description nish time supply voltage
S1 the overall optimal strategy T1 2 [tk 1; tk] v(t) = c1
S2 PLA's best strategy in [0; 1] 0 < T2  1 v(t) = c2
S3 PLA's best strategy in [tk 1; tk] T3 2 [tk 1; tk] v(t) = c3
S4 strategy that nishes at tk with xed voltage tk T4 = tk v(t) = c4
S5 strategy that nishes at tk with variable voltages T4 = tk v(t) = v5(t)
Table 1: Five dierent strategies to consume E0.
5. Without complete knowledge of the utility functions vs.
service time at all (continuous) supply voltages, we cannot
nd the optimal voltage that maximizes the utility with the
given amount of energy consumption.
5. ERROR ESTIMATION
We analyze PLA procedure's accuracy and answer the ques-
tion \how close can a PLA-obtained solution be from the
optimal?". We claim that, by carefully partitioning, PLA is
capable of providing suboptimal solutions within any given
bounds in either absolute or relative errors1.
Let T : 0 = t0 < t1 <    < tn 1 < tn = 1 be the initial
partition, and U = maxni=1fU(ti)  U(ti 1)g, where U(t)
is the utility function at nominal voltage vnominal. Suppose
that with the same amount of energy, the optimal strategy
brings a utility Uopt and the strategy from the PLA heuris-
tics under the partition T without any renement has UoptPLA,
then we have:
Lemma 5.1 Uopt   UoptPLA  U
[Proof:] As we pointed out earlier, the best strategy to con-
sume the given energy E0 is to operate at a constant supply
voltage. Consider the following ve strategies in Table 1:
S1 is the strategy that consumes E
0 and gets the maximal
utility by running a constant supply voltage c1, supposing
the nish time T1 2 [tk 1; tk] is in the k-th subinterval of
partition T . S2 is the one reported by PLA at step 4) in
Figure 5, which is the overall best solutions from all subin-
tervals [ti 1; ti]. S3 is the best solution from PLA with the
additional constraint that the service has to be completed
in [tk 1; tk]. S4 selects the constant voltage c4 to consume
E0 at the time tk. Finally we construct S5, which also uses
all energy at exactly tk by a variable voltage scheme:
v5(t) =
(
c1; 0  t  tk 1
v5(t); tk 1 < t  tk
Let Ui be the utility accumulated by Si; (i = 1; 2;    ; 5).
Obviously we have:
U1  U2  U3  U4  U5
Comparing S5 with the optimal strategy S1, which are iden-
tical by time tk 1, notice that S1 nishes no later than
S5 (T1  tk), hence there exists voltage prole v5(t) for
tk 1 < t  tk, such that v5(t)  vmax and S5 can con-
sume the same amount of energy on [tk 1; tk] as S1 does on
[tk 1; T1].
Recall that S1 is the optimal strategy and S2 is the one
PLA gets at step (4) without any renement, their utility
1Suppose the optimal solution achieves 10 units of utility
and another solution yields 8 with the same amount of en-
ergy, we dene the absolute error as 10   8 = 2, and the





opt   UoptPLA = U1   U2
 U1   U5




Theorem 5.2 There exists a partition such that PLA
(without any renement) gives a solution with at most an
absolute error in the amount of C.
[Proof:] It is clear that the theorem holds with partition
T : 0 = t0 < t1 <    < tn 1 < tn = 1, where ti is selected
such that U(ti) = i  C
Theorem 5.3 There exists a partition such that PLA
(without any renement) gives a solution with at most a
relative error in the amount of c.
[Proof:] Let U0 be the utility achieved by a random
strategy, for example, the one that runs at nominal volt-
age until all the energy is consumed. Dene the partition
T : 0 = t0 < t1 <    < tn 1 < tn = 1, with ti satisfying







We have showed how to nd the optimal voltage for a single
application system based on partitioning and linear approx-
imation. In this section, we apply the dynamic program-
ming technique to solve the UM problem for the system
with n applications. Consider n independent applications
1; 2;    ; n and their utility vs. service time functions.
We want to distribute the CPU time among them and de-
termine the voltage level for each i such that the system
gets maximal utility with a given amount of energy E0.
A solution to the n application UM problem is n 4-turples:
S = f(ti; vi; U ivi(ti); Eivi(ti)) : i = 1; 2;    ; ng






(ti)) represents that the sys-
tem serves application i for time ti with supply voltage vi,
achieves utility in the amount of U ivi(ti) and consumes en-
ergy Eivi(ti).
To apply the dynamic programming technique, we rst dis-
cretize both the time and energy domain by dividing the
time interval [0; 1] and energy E0 into L and M equal pieces
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I: Equal energy II: Equal execution time DP's strategy DP's strategy for 0.1 utility guarantee
time voltage utility energy time voltage utility energy time voltage utility energy time voltage utility energy
1 0.45 2.61 0.332 0.188 0.25 3.05 0.088 0.188 0.45 2.85 0.390 0.262 0.45 2.96 0.415 0.300
2 0.05 3.30 0.110 0.050 0.25 3.21 0.143 0.225 0.05 3.05 0.097 0.037 0.05 3.30 0.110 0.050
3 0.20 3.24 0.434 0.188 0.25 3.30 0.500 0.250 0.45 3.22 0.645 0.413 0.15 3.30 0.387 0.150
4 0.30 2.91 0.073 0.188 0.25 2.40 0.035 0.075 0.05 3.05 0.002 0.037 0.35 2.93 0.100 0.225
total 1.00 N/A 0.949 0.613 1.00 N/A 0.766 0.738 1.00 N/A 1.134 0.750 1.00 N/A 1.013 0.725
Table 2: Total system utility for the strategy given by the dynamic programming and heuristics I and II
(energy is normalized to the amount consumed at vnominal in unit time).
respectively. Let
U




















for k = 1; 2;    n; 0  i  L; and 0  j M . Uk(i; j) is the
maximal utility from applications 1;    ; k in time [0; iL ]




k(i; j) = f(t0p; v0p) : p = 1; 2;    ; kg

























Notice that Un(L;M) gives the amount of maximal utility
to the original problem and Sn(L;M) provides one of the
solutions to the UM problem.






E0), and generally, the following recurrence
formula enables us to compute Uk(i; j) from Uk 1(p; q):
U










where vk; tk; and U
k
vk






Sk(i; j) can also be constructed easily from:
S
k(i; j) = Sk 1(p; q) [ (t0k; v0k)





(t0k)  j qM E0,
and t0k  i pL .
The correctness of the above recurrence formulae is based
on the observation that any optimal strategy S is comprised
of n optimal solutions Si(i = 1; 2;    ; n) to n single applica-
tion problems: nding the voltage scheme for application
i such that the utility from serving i by time ti with energy
Ei is maximized.
we propose in Figure 6 the dynamic programming approach
and summarize this section by the following theorem:
Theorem 6.1 Procedure DP solves the UM problem with
n applications in O(nL2M2) time provided that time [0; 1]
and energy are partitioned into L andM pieces respectively.
7. SIMULATION RESULTS
To demonstrate the eectiveness of PLA heuristics and DP
procedure in solving the utility maximization problem, we
consider a system with four applications whose utility vs.
Input: U i(t), the application i's utility vs. service time
at nominal voltage E0, the system's total energy
Output: (ti; vi), service time and voltage level for each i
such that the total system utility gained in [0; 1]
with E0 is maximized.
Procedure DP: Dynamic Programming
1) Divide time into L and energy into M equal pieces;
2) For each 0  i  L; 0  j M







3) For each 2  k  n
4) For each 0  i  L; 0  j M
5) Compute Uk(i; j) and Sk(i; j) from Uk 1(:; :),
Sk 1(:; :) and PLA procedure calls
6) Report Sn(L;M)
Figure 6: Dynamic Programming approach for the
n application UM problem.





0; if t < t1; U2(t) = a  t+ b
u1; if t1  t < t2; U3(t) =
p
t
u2; if t2  t < t3; U4(t) = t2
u3; if t  t3:
Suppose we have a total execution time 1 and a xed amount
of energy, we want to distribute time and energy among
these four applications such that system's utility
P4
i=1 Ui(ti)
is maximized. We compare the strategy given by the DP
procedure with two suboptimal heuristics: (I) assign equal
amount of energy to each application and nd the best exe-
cution partition. (II) assign equal amount of execution time
to each application and nd the best way to divide energy.
Table 2 shows the system utility achieved by strategies I, II
and the one from DP procedure with the following param-
eter settings: t1 = 0:15; t2 = 0:35; t3 = 0:45; u1 = 0:1; u2 =
0:3; u3 = 0:5; a = 0:2; b = 0:1; vnominal = 3:3V; vt = 0:8V .
The given energy can support the system at vnominal for
0:75 unit time. In the DP procedure, both the unit time
and given energy are divided into 20 equal pieces.
Heuristics I (or II) does an exhaustive search over all the
combinations of execution time (or energy) assignment when
energy (or execution time) is evenly assigned to the appli-
cations. Variable voltages have also been applied in both
heuristics. However, under their respective constraints, the
given energy is not completely consumed because we assume
the supply voltage can not be higher than vnominal. They
achieve a total system utility of 0.9491 and 0.7660 respec-
tively. The DP procedure nds a strategy that guides to a
total system utility of 1.1337, an improvement of 19% over
heuristics I and 48% over heuristics II. Moreover, it uses
more than 99.9% of the given amount of energy.
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Another benet from the proposed DP procedure is that it
delivers QoS guarantees. For example, if the system wants
to achieve at least 0.1 utility from each individual applica-
tion by meeting their QoS guarantees. Heuristics I can gain
this by assigning 0.35, 0.05, 0.20 and 0.40 unit of time to
the four applications, but the total utility drops to 0.8817.
Heuristics II fails to meet this QoS guarantee because the
system cannot gain a 0:1 utility within 0:25 unit time from
application 4. However, DP procedure nds a solution, as
shown in the last four columns of Table 2, which not only
provides the QoS guarantees, but also has a total utility
1.0126, better than both heuristics without any QoS guar-
antees.
Table 3 reports our experiments with other parameter set-
tings and dierent utility vs. service time curves. For eight
n E I II DP DP vs. I DP vs. II
4 0.75 0.95 0.77 1.13 19.45% 48.00%
4 0.90 1.16 0.97 1.49 28.34% 52.95%
8 0.75 1.90 2.25 2.56 34.67% 13.60%
8 0.90 2.28 1.89 2.70 18.52% 42.69%
10 0.75 2.53 2.38 3.22 27.02% 34.86%
10 0.90 3.13 3.10 3.81 21.62% 23.13%
15 0.75 4.03 4.21 5.43 34.66% 28.91%
15 0.90 5.00 5.32 6.02 20.56% 13.27%
average improvement 25.60% 32.17%
Table 3: More comparison of the system utilities
provided by heuristics I, II, and the DP procedure.
dierent tests, we apply the heuristics I, II, and the DP pro-
cedure. n represents the number of applications in each test,
E is the given energy, and the next three columns show the
total system utilities achieved by the three dierent strate-
gies. The last two columns illustrate DP procedure's im-
provement over the other two. In average, solutions from the
DP procedure guide the system to achieve a utility 25.60%
and 32.17% better than heuristics I and II respectively. No-
tice that both heuristics have exploited the variable voltage
technique which enables better performance than traditional
xed supply voltage.
8. CONCLUSIONS
As the wireless and battery-operated devices grow popular
and powerful at a much faster pace than new technologies
for battery, we are facing the problem of designing systems
to achieve the optimal benet from a set of application pro-
grams. The traditional system design targets at optimizing
the design metrics, such as speed, area, and power, while
meeting all the applications' requirement. In this paper,
we ll the gap between the new system design requirements
and the design philosophies. We show the concept of de-
sign for QoS guarantees. Specically, we consider a system
with limited resource and apply the variable voltage design
methodology to select voltage prole that guides to the op-
timal system utility with a given amount of energy.
We formulate the utility maximization problem (UM) which
is NP-hard in general. We propose a partition and linear ap-
proximation (PLA) heuristics and a dynamic programming
(DP) procedure, both of which can guarantee solutions to
the UM problem arbitrarily close the optimal. Furthermore,
we derive explicit formulae to guide the selection of parti-
tion to achieve such solutions. Simulation shows that our ap-
proach can use 99.9% of the given resource to achieve 25.60%
and 32.17% more system utilities over two other heuristics,
while providing QoS guarantees to the application program.
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